SEQ.OPEN: A Tool for Efficient Trace-Based Verification
نویسندگان
چکیده
We report about recent enhancements of the Cadp verification tool set that allow to check the correctness of event traces obtained by simulating or executing complex, industrial-size systems. Correctness properties are expressed using either regular expressions or modal μ-calculus formulas, and verified efficiently on very large traces.
منابع مشابه
A Trust Based Probabilistic Method for Efficient Correctness Verification in Database Outsourcing
Correctness verification of query results is a significant challenge in database outsourcing. Most of the proposed approaches impose high overhead, which makes them impractical in real scenarios. Probabilistic approaches are proposed in order to reduce the computation overhead pertaining to the verification process. In this paper, we use the notion of trust as the basis of our probabilistic app...
متن کاملMarQ: Monitoring at Runtime with QEA
Runtime monitoring is the process of checking whether an execution trace of a running system satisfies a given specification. For this to be effective, monitors which run trace-checking algorithms must be efficient so that they introduce minimal computational overhead. We present the MARQ tool for monitoring properties expressed as Quantified Event Automata. This formalism generalises previous ...
متن کاملMicrosatillate based Parentage Verification in Crossbred Sheep Herds
Parentage testing is an important tool in farm animals for genetically determining the accuracy of pedigree information. The objective of the current study was to implication of multiplexing 14 microsatellite markers for routine parentage testings. The twenty-four lambs were crossbred of Ghazel × Baluchi, Ghazel × Baluchi × Merinos, and Baluchi × Moghani × Merinos breeds. The genomic DNA was ex...
متن کاملDyana: Hla-based Distributed Real-time Embedded Systems Simulation To
In this paper we present DYANA, an HLA-based hardware-in-the-loop simulation tool. This tool is used for distributed Real-Time Embedded Systems (RTES) simulation. RTES models are described by Unified Modeling Language (UML) statechart diagrams. The statechart diagram is transformed into HLA-based Simulation Model (HSM). After translation into HSM we use CERTI as the simulation runtime. The stat...
متن کاملTrace Algebra for Automatic Verification of Real-Time Concurrent Systems
Verification methodologies for real-time systems can be classified according to whether they are based on a continuous time model or a discrete time model. Continuous time often provides a more accurate model of physical reality, while discrete time can be more efficient to implement in an automatic verifier based on state exploration techniques. Choosing a model appears to require a compromise...
متن کامل